




ADVANCED PACKAGING

ENABLING MOORE'S LAW'S NEXT
FRONTIER THROUGH
HETEROGENEOUS INTEGRATION

RAJA SWAMINATHAN





AMD SENIOR FELLOW &
ADVANCED PACKAGING LEADER



CAUTIONARY STATEMENT

This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to, the features, functionality, availability, timing, expectations and expected benefits of AMD future products, including Ryzen™ 5000 Series CPUs and Socket AM4, which are made pursuant to the Safe Harbor provisions of the Private Securities Litigation Reform Act of 1995. Forward-looking statements are commonly identified by words such as "would," "may," "expects," "believes," "plans," "intends," "projects" and other terms with similar meaning. Investors are cautioned that the forward-looking statements in this presentation are based on current beliefs, assumptions and expectations, speak only as of the date of this presentation and involve risks and uncertainties that could cause actual results to differ materially from current expectations. Such statements are subject to certain known and unknown risks and uncertainties, many of which are difficult to predict and generally beyond AMD's control, that could cause actual results and other future events to differ materially from those expressed in, or implied or projected by, the forward-looking information and statements. Investors are urged to review in detail the risks and uncertainties in AMD's Securities and Exchange Commission filings, including but not limited to AMD's Quarterly Report on Form 10-Q from the quarter ending on June 26, 2021.


TECHNOLOGY CHALLENGES



Many Well-known Technology Challenges | Slowing of Moore's Law, Cost Increases, Die-size Limits, Power


FUTURE OF COMPUTING

Compute Demand



- Compute demand increasing
- Significant barriers to traditional scaling



Domain Specific Accelerators



- Higher efficiency domain specific accelerators required

Modular Design

How to Build Future Systems?




- Modular design supported by advanced packaging required

CHIPLETS BACKGROUND

Historically, except for the largest systems,
Moore's Law was sufficient to meet compute needs




Current trends require a new approach



However, chiplets not free

- Additional area for interfaces, replicated logic
- Additional design effort, complexity
- Past methodologies less suited for chiplets

HIGH-LEVEL APPROACH TO CHIPLETS



Many More Functional SoCs
Ability to mix and match at a
finer grained level

MODULAR DESIGN PROGRESSION

Earlier

2015

2017

2019

Future






MONOLITHIC
DIE

2.5D
HBM

MULTICHIP
MODULE

CHIPLETS

MULTI-LAYER
CHIP DESIGN




Key Parameters for Modular Chiplet Integration

- Cost and volume capability – addressing the world’s compute needs requires scalable, cost-effective solutions
- Bandwidth density – area overhead of die-die communication must be minimized
- Energy per bit – tighter integration means more bits/s. Power cost must be minimized

PACKAGE ARCHITECTURE GOALS


ENABLING A FLEXIBLE PACKAGING APPROACH



- Enable performance, power, area, cost (PPAC) for high-performance leadership products
- Heterogeneous architectures for configurable, segment-specific optimization
- Maximize product yield by enabling smaller, low-interconnect-overhead chiplets

PACKAGE ARCHITECTURES FOR CHIPLIETS

MCM




INFO-R




Micro Bump 3D


Si Interposer + TSV



Foveros-ODI



Foveros




Intel: Foveros

INFO-L



AMD Fiji GPU




Courtesy: TechSearch




Intel: Omni-directional interconnect

CoWoS-L



TSMC: INFO-R/-L, CoWoS-L


INFO-POP



Apple A10 on FO+POP

Courtesy: SystemPlus Consulting


W2W stacking+ TSV+uBump



Samsung: HBM2 memory
Courtesy: SystemPlus Consulting


WoW

W2W F2F di-electric bonding+ TSV W2W F2F hybrid bonding w/o TSV




Sony: CMOS Image Sensors
Courtesy: SystemPlus Consulting

EMIB




Co-EMIB



Intel: EMIB and Co-EMIB

FoCoS




ASE: FoCoS

No single package architecture works for all products - choice based on product PPAC

FINDING THE OPTIMAL SOLUTION

Chiplet package architecture selection requires balancing a complex equation...




Architectural need for bandwidth, die partition options and package technology create a multi-disciplinary optimization equation

AMD LEADERSHIP PACKAGING


2015

2.5D HBM




2017

MULTICHIP MODULE



2019


CHIPLETS



2021

3D CHIPLETS


(Chiplet + Advanced 3D Stacking)




Led Industry in HBM, 2.5D & Chiplet Architecture

Aggressive Roadmap for Chiplet & 3D Integration


AMD PACKAGING ROADMAP




AMD 3D CHIPLET TECHNOLOGY




AMD 3D CHIPLET TECHNOLOGY



C4




Micro Bump 3D





TSV

ENGINEERING THE 3D CHIPLET ARCHITECTURE




HYBRID BONDING

HYDROPHILIC DIELECTRIC-DIELECTRIC BONDING +
DIRECT CU-CU BONDING




TECHNOLOGY/DESIGN CO-OPTIMIZED IN DEEP PARTNERSHIP WITH TSMC

OTHER 3D ARCHITECTURE



Micro Bump (50u→36u pitch)
~50u tall TSV

AMD 3D CHIPLETS



Hybrid Bond (9u pitch)
Back End Like TSV

>3X

Interconnect Energy Efficiency
Compared to Micro Bump 3D


>15X

Interconnect Density
Compared to Micro Bump 3D


BETTER SIGNAL/ POWER

Lower TSV capacitance, inductance
Compared to Micro Bump 3D

POWER AND AREA BENEFITS



>3X POWER BENEFIT
Compared to Micro Bump 3D





3D CHIPLLET TECHNOLOGY

15% FASTER GAMING ON AVERAGE




ADVANCED PACKAGING ENABLING GENERATIONAL PERFORMANCE GAINS

FUTURE OF 3D STACKING




TSV Pitch


DRAM on CPU




Cores on Cores



CPU on CPU



Cores on Uncore





Full die-to-die

IP on IP

Macro on Macro

IP Folding/Splitting


Circuit Slicing



ADVANCED PACKAGING CAN ENABLE INTEGRATION SCHEMES NOT POSSIBLE WITH MONOLITHIC DESIGNS

ACCELERATING WITH ADVANCED PACKAGING

DRIVING HIGH-PERFORMANCE COMPUTING FORWARD



ACCELERATING WITH ADVANCED PACKAGING

DRIVING HIGH-PERFORMANCE COMPUTING FORWARD


SILICON PROCESS SLOWING



ADVANCED PACKAGING
INNOVATIONS CRITICAL

AMD 

ADVANCED PACKAGING LEADERSHIP



ENDNOTES

AMD 3D Chiplet Technology

Competition 3D architecture picture from SystemPlus. Intel Core i5-L16G7: the first utilization of Intel's Foveros Technology with Package-on-Package configuration in a consumer product.. <https://www.systemplus.fr/reverse-costing-reports/intel-foveros-3d-packaging-technology/>

3D Chiplet Gaming Demo And Performance Chart

Testing by AMD performance labs as of April 28, 2021 based on the average FPS of 32 PC games at 1920x1080 with the High image quality preset using an AMD Ryzen™ 9 5900X processor vs. 12-Core 3D Chiplet Prototype. Results may vary. R5K-078.

COPYRIGHT AND DISCLAIMER

©2021 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD Arrow logo, EPYC, Ryzen, Infinity fabric, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

This information is provided ‘as is.’ AMD makes no representations or warranties with respect to the contents hereof and assumes no responsibility for any inaccuracies, errors, or omissions that may appear in this information. AMD specifically disclaims any implied warranties of non-infringement, merchantability, or fitness for any particular purpose. In no event will AMD be liable to any person for any reliance, direct, indirect, special, or other consequential damages arising from the use of any information contained herein, even if AMD is expressly advised of the possibility of such damages.

AMD 